IN THE CLAIMS:

- 1. A method for fabricating an integrated circuit, comprising the steps of: forming a low-k dielectric layer over a semiconductor body; forming a resist pattern over said low-k dielectric layer; etching said low-k dielectric layer using said resist pattern; and treating said low-k dielectric layer with a plasma, wherein said treating step occurs in-situ with respect to said etching step.
- 2. The method of claim 1, wherein said plasma comprises O₂.
- 3. The method of claim 1, wherein said plasma comprises H₂O.
- 4. The method of claim 1, wherein said plasma comprises a gas selected from the group consisting of O₂, H₂, H₂O₃, H₂O₂, O₃, CO, CO₂, and SO₂.
- 5. The method of claim 1, wherein said low-k dielectric layer comprises organosilicate glass.
- 6. The method of claim 1, wherein said low-k dielectric layer comprises an ultralow-k dielectric layer having a dielectric constant less than 2.5.
- 7. The method of claim 1, wherein said treating step removes said resist pattern.
- 8. The method of claim 1, wherein said treating step occurs in the same chamber as the etching step.
- 9. The method of claim 1, wherein said treating said occurs in a separate chamber of a tool used for the etching step.

10. The method of claim 9, wherein said low-k dielectric layer is transferred under vacuum from an etching chamber after said etching step to said separate chamber.

11. A method of fabricating an integrated circuit having copper metal interconnects, comprising the steps of:

forming an etchstop layer over a semiconductor body;
forming an interlevel dielectric (ILD) over the etchstop layer;
forming an intrametal dielectric (IMD) over the ILD;
forming a capping layer over said IMD
forming a via resist pattern over said capping layer;
etching a via in said IMD and ILD using said via resist pattern;
removing said via resist pattern using a plasma treatment to reduce
poisoning by a nitrogen source, wherein said plasma treatment occurs in-situ
with respect to said etching step;

at least partially filling said via with an organic material;
forming a trench resist pattern over said IMD;
etching a trench in said IMD using said trench resist pattern;
removing said trench resist pattern and said organic material in said via;
removing said capping layer and any exposed portion of the etchstop
layer; and

forming a copper interconnect in said via and said trench.

- 12. The method of claim 11, wherein said plasma treatment comprises O₂.
- 13. The method of claim 11, wherein said plasma treatment comprises a gas selected from the group consisting of H₂, H₂O, H₂O₂, O₃, CO, CO₂, and SO₂.
- 14. The method of claim 11, wherein said plasma treatment occurs in the same chamber as the etching a via step.
- 15. The method of claim 11, wherein said plasma treatment occurs in a separate chamber of the same tool as the etching a via step.